

**Listing of the Claims:**

The following is a complete listing of all the claims in the application, with an indication of the status of each:

1        Claim 1 (Currently Amended). A field effect transistor with a dual-gate,  
2        comprising:  
3                a monocrystalline conduction channel ~~of a first thickness~~  
4        ~~and a~~ and a dual-gate, wherein gate electrode portions of said dual gate are  
5        separated across said monocrystalline conduction channel by a dimension  
6        of 100nm or less,  
7                source and drain regions located at opposite ends of said  
8        monocrystalline conduction channel, said source and drain regions having  
9        silicide sidewalls on a surface thereof wherein source-drain resistance is  
10       reduced, and  
11               self-aligned polysilicon gate regions on opposing sides of said  
12       monocrystalline conduction channel and recessed from said source and  
13       drain regions wherein gate-junction capacitance is reduced, said  
14       polysilicon gate regions having silicide sidewalls formed thereon,  
15               wherein said ~~first thickness~~ dimension is smaller than the smallest  
16       feature of said field effect transistor formed through a lithographic process.

1        2 (Original). A field effect transistor as recited in claim 1, wherein said  
2        silicide sidewalls are in the form of a liner.

1        3 (Previously Presented). A field effect transistor as recited in claim 1,  
2        wherein said polysilicon gate regions are connected by a connector.

1        4 (Original). A field effect transistor as recited in claim 3, wherein said  
2        connector is a damascene connector.

1        5 (Currently Amended). A field effect transistor as recited in claim 4,  
2        wherein said damascene connector is formed in a trench in at least one of  
3        an isolation structure ~~or~~ and a pad material extending over an edge of said  
4        polysilicon gate regions.

1        6 (Original). A field effect transistor as recited in claim 1, wherein said  
2        silicide sidewalls are connected by a connector.

1        7 (Currently Amended) A field effect transistor as recited in claim 6,  
2        wherein said connector is a ~~Damascene~~ damascene connector.

1        8 (Currently Amended). A field effect transistor as recited in claim 7,  
2        wherein said damascene ~~conductor~~ connector is formed in a trench in at  
3        least one of an isolation structure or a pad material extending over an edge  
4        of said polysilicon gate regions.

9 (Canceled).

10 (Canceled).

11 (Canceled).

12 (Canceled).

13 (Canceled).

14 (Canceled).

15 (Canceled).

16 (Canceled).

17 (Canceled).

18 (Currently Amended). A field effect transistor as recited in claim 1, wherein said length of said conduction channel is at least two to four times of said first width dimension.

19 (Currently Amended). A field effect transistor as recited in claim 1, wherein said conduction channel has ~~a width~~ dimension of approximately 5nm.

20 (Previously Presented). A field effect transistor as recited in claim 1, further including an insulating material between said source and drain regions, respectively where said polysilicon is recessed.

21 (Previously Presented). A field effect transistor as recited in claim 1, wherein said source and drain regions and said conduction channel are formed of monocrystalline silicon on an insulator, wherein said source and drain regions have a width greater than said conduction channel.

22 (Currently Amended). A field effect transistor as recited in claim 20, wherein a shallow trench isolation structure is formed by said insulating material.